CALL FOR PAPERS
Special Section on Reconfigurable Systems

The Institute of Electronics, Information and Communication Engineers (IEICE) Transactions on Information and Systems announces a forthcoming special issue on Reconfigurable Systems to be published in August 2013. We invite submissions of original and unpublished papers which will review and promote recent progress in the field of Reconfigurable Systems.

Demand for high-performance computing both with flexibility and low energy consumption is dramatically growing in the industry. Reconfigurable systems attract great interest as one of the solutions for the matter. The origin of reconfigurable systems, programmable logic devices or simple FPGAs, has evolved into today's complex system-on-chip FPGAs, dynamically reconfigurable FPGAs, and furthermore a variety of new reconfigurable computing devices. Exploring more effective hardware architectures and devices seeking for performance, flexibility, dependability, low-power, etc., is indispensable activities in this field. In order to utilize such hardware architectures and devices, design (programming) methodologies have been more and more important since techniques for conventional computing systems are not applicable to the new computing paradigm which reconfigurable systems may open, such as, the distinctive characteristic of dynamic reconfiguration. Sharing the experiences of case studies to apply the systems and methodologies to practical targets is also important for the systems to mature into popular products in the market. The objective of this special issue is to introduce and demonstrate the latest research activities on reconfigurable systems.

Scope:
Possible topics include, but are not limited to the followings.
- Reconfigurable Systems, Processors, Architectures, Devices
- FPGAs and PLDs
- Dynamically Reconfigurable Systems, Embedded Reconfigurable Systems
- Virtual Hardware, Evolvable Hardware, Adaptive Hardware
- Device and Circuit Technologies for Reconfigurable Systems
- Low Power, Asynchronous, or Dependable Reconfigurable Circuits and Systems
- System Software for Reconfigurable Systems
- Reconfiguration Techniques
- Design Methodologies, Test, and Verification for Reconfigurable Systems
- Applications of Reconfigurable Technology including Design Experiences, High Performance Computing, Rapid Prototyping

Submission Guidelines:
The deadline for submission is Thursday, November 1, 2012, 23:59 JST. Manuscripts should be carefully prepared according to the guide line in the Information for Authors (available at http://www.ieice.org/eng/shiori/mokuji_iss.html). The preferred length of the manuscript is 8 pages for a paper and 2 pages for a letter. Only electronic submission through the web page (https://review.ieice.org/regist_e.aspx) is accepted. Choose "[Special ED] Reconfigurable Systems" from the list in "Type of Section (Issue)/Transactions". Send signed and completed forms of "Copyright Transfer and Page Charge Agreement" and "Confirmation Sheet of Manuscript Registration" by E-mail, FAX, or postal mail to the contact guest editor (see “Contact:” below), not later than one week after the submission. Please mark "[Special ED] Reconfigurable Systems" on the envelope.

Notice to the Authors:
Authors of each accepted paper are requested to pay for the page charge which covers reprints of the paper and a part of the publication cost. At least one of the authors is obliged to be an IEICE member when the manuscript is submitted for review. Non-member authors are recommended to apply for the membership (http://www.ieice.org/eng/member/OM-appli.html).

Editorial Committee:
Guest Editor-in-Chief: Hideharu Amano (Keio Univ)
Guest Editor: Kentaro Sano (Tohoku Univ), Yasunori Osana (Univ of Ryukyu)
Guest Associate Editors: Tetsuo Hironaka (Hiroshima City Univ), Yohei Hori (AIST), Shuichi Ichikawa (Toyoohashi Univ of Technology), Masahiro Ida (Kumamoto Univ), Yasushi Iguchi (JAIST), Tomonori Izumi (Ritsumeikan Univ), Shorin Kyo (Renesas Electronics), Tsutomu Maruyama (Univ Tsukuba), Yukio Mitsuyma (Kochi Univ of Technology), Noto Miyamoto (Tohoku Univ), Akira Nagaya (Okayama Univ), Hiroki Nakahara (Kagoshima Univ), Yuichiro Shibata (Nagasaki Univ), Takao Toi (Renesas Electronics), Minoru Watanabe (Shizuoka Univ), Yutaka Yamada (Toshiba)

Contact:
All inquiries should be sent to the guest editor:
Prof. Kentaro Sano
Department of Computer and Mathematical Sciences,
Graduate School of Information Sciences, Tohoku University
6-6-01 Aramaki Aza Aoba, Sendai 980-8579, Japan
Email: kentah@caero.mech.tohoku.ac.jp